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Tier 1
Thickness ~ 10’s of um
Active Face Down
Tier 1 FEOL
Thickness ~ 1’s of um
BackSide Metal
Width ~ 1’s of um
Pitch ~ 10’s of um
u-Bump
Size ~ 10’s of um
Pitch ~ 10’s of um
Underfill
Gap ~ low 10’s of um
Tier 2
Thickness ~ 100 um
Active Face Down
Tier 2 FEOL
Thickness ~ 1’s of um
Package Substrate
Thickness ~ 100’s of um
Underfill
Gap ~ hi 10’s of um
Integrated Heterogeneous 2-Die Stack
 Tier 1 : CMOS Logic SoC
 TSV (connect frontside to backside)
 Very thin Wafer (manage TSV aspect ratio)
 Active face down
 Interface -Bump
 Backside RDL Metal (interface to Bump
and/or routing to allow offset of Bump vs TSV)
 -Bump (Tier to Tier interconnect)
 Very thin underfill
 Tier 2 : Commercial Die 
 Memory or Analog die, or… 
 Frontside Metal  (interface to Bump)
 Active face down & Pretty Thin
 Flip Chip (C4) Bump
 Regular flip chip bump
 Regular underfill
 Package
 Regular PCB substrate
 Regular plastic molding




Size ~ <100 um
Pitch ~ 100  um
TSV
Size ~ 1’s of um
Pitch ~ 10’s of um
Qualcomm Inc
Courtesy: R. Radojcic, Qualcomm
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Stresses controlled by CTE 
mismatch between TSV and Si; via 
size, material and T important. 
x
y
No elastic mismatch between Si and Cu
P. S. Ho
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Expansion
Contraction















TSV extrusion and de-lamination
- P. Ho, RTI 3D Symposium 2009
Performance shifting due to TSV stress 
- IMEC, VLSI 2010
Silicon crystal
orientation, P/N
TSV performance and reliability risks
Courtesy: Xiaopeng Xu, Synopsys
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Stress-related phenomena caused by 3D TSV integration can influence chip 
performance (and variability), yield and reliability. 
Stress management in complex systems (packaged dies, 3D integration, etc.) 
requires multi-scale modeling, including accurate MULTI-SCALE MATERIALS 
DATA
- Input data for simulation
- Model validation (and calibration)
 Multi-scale materials database concept 1
- Global and local materials data for wafer-level and package-level structures 
require MULTI-SCALE MATERIALS CHARACTERIZATION
- Multi-scale (thermo-)mechanical materials data
- Strain in transistor channel
Stress engineering in 3D IC structures: Need of database 
and input for database: Multi-scale materials data
1 V. Sukharev, E. Zschech, Int. Workshop “Stress Management for 3D ICs using



















properties of materials 
 Multi-scale materials 
characterization
E. Zschech et al., MRS Spring 2012
Reliability assessment for 3D IC systems
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CTE (ppm/K) yes x x x x x x x x x
Young’s modulus 
(GPa) yes x x x x x x x x x
Poisson’s ratio no x x x x x x x x x
Plasticity (MPa) yes x
Visco-plasticity 
(MPa) yes x x x
Visco-elasticity 
(MPa) yes x x x
Glass transition 
Tg (°C) no x
Die attach Ta (°C) no x x x x
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Liner Barrier Si BRDL
CTE (ppm/K) x x x x x
Young’s 
modulus (GPa) x x x x x x x
Plasticity (MPa) x x
Poisson’s ratio x x x x x x x
+ adhesion
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TSV extrusion and de-lamination
- P. Ho, RTI 3D Symposium 2009
Performance shifting due to TSV stress 
- IMEC, VLSI 2010
Silicon crystal
orientation, P/N
TSV performance and reliability risks
Courtesy: Xiaopeng Xu, Synopsys
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Thermal stress induced TSV pop-up
T > 0 T < 0
Shear Stress (MPa)
Large shear stress at Cu-TSV/Si-wafer interface and poor adhesion
leads to de-bonding !
Expansion Contraction
Courtesy: Xiaopeng Xu, Synopsys
© Fraunhofer IZFP-D 
 Adhesive failure: 
Interface delamination and „pop-up“ only occurs if the adhesion
Si/SiO2(liner)/barrier*/copper is low !
* TaN/Ta, TiN/Ti, (Ru), …
Which is the right analytical technique for delamination detection and
quantitative „pop-up“ evaluation? 
- nondestructive
- sub-100nm spatial resolution
3D IC Integration: Quality engineering / failure analysis 
needs – Interface delamination and “pop-up”
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Classification of NDE techniques
Nano Transmission X-ray Microscopy  (TXM) / XCT
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Comparison of imaging tools
Feature X-ray Optical SEM TEM
Spatial 
resolution
Current: 20-30 nm 
Ultimate: ~1 nm?
200-300 nm 1-10 nm typically















Probing depth 1-50 m for E<10 
keV, 
20 mm for E=100 
keV




< 10 nm typically
< 3000 nm for 
element analysis
~ 100 nm
Material class all all all (charging for 
nonconducting 
samples)




















Silicon  2.33 70.82 49.4 65.5 93.2








X-ray transmission in Si/Cu structures
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Xradia NanoXCT: Lab based X-ray microscopy
Laboratory X-ray Source
Cu target (8 keV) or











Courtesy: Xradia Inc., Concord/CA
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Xradia nanoXCT @ Fraunhofer IZFP Dresden
X-ray 
tube
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Limits of zone plates: ~ 30 nm structures
Grating height: 1600nm
Grating bar width: 100nm
Zone plates are fabricated out of high-Z (typically gold) material using electron 
beam lithography, reactive ion etching and electroplating.
Focusing efficiencies 10-30% currently achievable (depends on A/R).
E. Zschech, W. Yun, G. Schneider, Appl. Phys. A 92, 423 – 429 (2008)
Courtesy: Xradia Inc., Concord/CA





















Cu TSV extrusions – Quantitative analysis (1)
Copperation with Lay Wai Kong and Alain Diebold, College of Nanoscale Science and Engineering at the 
University at Albany/NY, Lay Wai Kong et al., 3D IC Metrology Workshop @ Semicon West 2010
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Reliability of 3D-integrated chips: 
The role of metallic surfaces and interfaces
Reliability of 3D stacked ICs depends strongly on materials compatibility and 
stress.
Stress engineering is necessary to ensure the required product performance and 
reliability. Multi-scale simulations needs multi-scale materials input data.
Barrier quality, including homogeneity and surface, determine the interface 
energy and the adhesion of Cu-TSV/Si-wafer structures.
Failure analysis and the study of damage mechanisms like “pop-up” require 
nondestructive analysis techniques. Nano-XCT allows studies of Through 
Silicon Vias in 3D stacked Ics, including quantitative “pop-up” effect.
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